# Improving Hardware Assurance through Self-Hosting

Gabriel L. Somlo, Ph.D.

CERT / SEI Carnegie Mellon University Pittsburgh, PA 15213



GIE MELLON UNI

CERT

FNGINEERING

SOF

Carnegie Mellon University Software Engineering Institute [DISTRIBUTION STATEMENT A] Approved for public release and unlimited distribution. DM21-0321 Copyright 2021 Carnegie Mellon University.

This material is based upon work funded and supported by the Department of Defense under Contract No. FA8702-15-D-0002 with Carnegie Mellon University for the operation of the Software Engineering Institute, a federally funded research and development center.

The view, opinions, and/or findings contained in this material are those of the author(s) and should not be construed as an official Government position, policy, or decision, unless designated by other documentation.

References herein to any specific commercial product, process, or service by trade name, trade mark, manufacturer, or otherwise, does not necessarily constitute or imply its endorsement, recommendation, or favoring by Carnegie Mellon University or its Software Engineering Institute.

NO WARRANTY. THIS CARNEGIE MELLON UNIVERSITY AND SOFTWARE ENGINEERING INSTITUTE MATERIAL IS FURNISHED ON AN "AS-IS" BASIS. CARNEGIE MELLON UNIVERSITY MAKES NO WARRANTIES OF ANY KIND, EITHER EXPRESSED OR IMPLIED, AS TO ANY MATTER INCLUDING, BUT NOT LIMITED TO, WARRANTY OF FITNESS FOR PURPOSE OR MERCHANTABILITY, EXCLUSIVITY, OR RESULTS OBTAINED FROM USE OF THE MATERIAL. CARNEGIE MELLON UNIVERSITY DOES NOT MAKE ANY WARRANTY OF ANY KIND WITH RESPECT TO FREEDOM FROM PATENT, TRADEMARK, OR COPYRIGHT INFRINGEMENT.

[DISTRIBUTION STATEMENT A] This material has been approved for public release and unlimited distribution. Please see Copyright notice for non-US Government use and distribution.

This material may be reproduced in its entirety, without modification, and freely distributed in written or electronic form without requesting formal permission. Permission is required for any other use. Requests for permission should be directed to the Software Engineering Institute at permission@sei.cmu.edu.

CERT<sup>®</sup> is registered in the U.S. Patent and Trademark Office by Carnegie Mellon University.

DM21-0321

### Self-Hosting (Compiler)



- Written in its own language
- Compiles its own sources
- Bootstrapping
- NOT to be confused with self-hosted Web services (vs. hosted in the "cloud")!

## Compilers, Trusting Trust, and DDC

- Ken Thompson's self-propagating C compiler hack
  - malicious compiler inserts Trojan during compilation of victim program
    - clean sources malicious binary (incl. compiler's own sources!)
    - compiler source hack no longer needed beyond 1st iteration!
- David A. Wheeler's mitigation: Diverse Double Compilation (DDC)
  - suspect compiler A: sources  $S_A$ , binary  $B_A$
  - trusted compiler T: binary  $\mathsf{B}_{\scriptscriptstyle T}$

$$S_A \rightarrow B_A \rightarrow X$$
  $S_A \rightarrow B_T \rightarrow Y$ 

- X and Y are functionally identical, but different binaries

$$S_A \rightarrow X \rightarrow X_1 \qquad \qquad S_A \rightarrow Y \rightarrow Y_1$$

- X<sub>1</sub> and Y<sub>1</sub> must be *identical binaries* (output of two *functionally identical* compilers)!

#### Self-Hosting Software Stack

Applications	C compiler
System / Runtime Library	
Kernel	
Hypervisor	

 Self-hosting compiler can build all software needed to support its own execution

• From available sources to all components!


#### Self-Hosting Software Stack

**Applications** C compiler System / Runtime Library Kernel Hypervisor "Hardware"

 Self-hosting compiler can build all software needed to support its own execution


• Relies on (deployed on top of) *Hardware* 

#### More Details re. Hardware



**Carnegie Mellon University** Software Engineering Institute

#### Self-Hosting Extended to Gateware



Hypervisor

CPU ISA & I/O registers

Microarchitecture


Register Transfer Level (RTL)

**FPGAs** 

**ASICs** 


- C compiler *Software*
- HDL compiler Gateware
- Free / Libre sources for all components!
- *Physical* (silicon, ASICs or FPGAs) out of scope!

#### **Gateware Compilation Stages**



**Carnegie Mellon University** Software Engineering Institute Improving Hardware Assurance through Self-Hosting Gabriel L. Somlo, Ph.D. © 2021 Carnegie Mellon University [DISTRIBUTION STATEMENT A] Approved for public release and unlimited distribution. DM21-0321

#### ASICs vs. FPGAs



- Application Specific Integrated Circuit
- · dedicated, optimized etched silicon
  - photolithographic masks
- hard IP cores



- Field Programmable Gate Array
- grid: programmable blocks, interconnect
  - bitstream
- soft IP cores

#### Hardware Attack Surface

- Fabrication (Malicious ASIC Foundry)
  - masks reverse engineered, modified to insert malicious behavior into ASIC
    - privilege escalation CPU backdoor (A2 Trojan)
    - tamper with silicon doping polarity (e.g., to weaken hardware-based crypto)
  - problematic to test / verify after the fact!
  - mitigated by using FPGAs: hard to predict where to add *useful* Trojan silicon!
- Compilation (Malicious HDL Toolchain)
  - generate *malicious* design from *clean* HDL sources
- Design Defects (accidental or intentional HDL bugs)
  - Spectre, Meltdown, etc.


## Why Self-Hosting ?

- Freedom! Liberty! Independence! :)
  - From *black-box*, and / or *non-Free* dependencies
- Trust a running *software* + *gateware stack* to the same extent as its *cumulative sources* 
  - Gateware HDL sources
  - Software sources (including C and HDL compilers)

#### Bootstrap Software+Gateware Stack

- *Host* (x86\_64/Linux):
  - Build clean C (cross-)compiler (using DDC for addt'l assurance, if necessary)
  - Build clean HDL compiler (for both x86\_64 and rv64gc)
  - Cross-compile target (rv64gc) software stack
  - Build gateware (FPGA bitstream) for target system
- *Target* (rv64gc/Linux):
  - Program FPGA board with gateware/bitstream
  - Boot into target software stack
    - Self-hosting from this point forward!
  - Natively rebuild gateware bitstream, software stack, from sources, as needed

#### LiteX + Rocket SoC Block Diagram




#### Image credit: Florent Kermarrec

**Carnegie Mellon University** Software Engineering Institute

#### Ingredients

- Free / Open software *and* gateware sources:
  - Linux, BusyBox, BBL
  - LiteX, RocketChip
- Free / Open software *and* HDL toolchains:
  - gcc
  - yosys, trellis, nextpnr (on Lattice ECP5 FPGAs)

### Try it on your own FPGA board!







#### **ECPIX-5**

#### trellisboard

#### ecp5-5g-versa

**Carnegie Mellon University** Software Engineering Institute Improving Hardware Assurance through Self-Hosting Gabriel L. Somlo, Ph.D. © 2021 Carnegie Mellon University [DISTRIBUTION STATEMENT A] Approved for public release and unlimited distribution. DM21-0321

### **Build Instructions**

- https://github.com/litex-hub/linux-on-litex-rocket
- Follow along on a pre-configured Fedora VM:
  - http://mirror.ini.cmu.edu/litex/litexdemo.f32.ova
    - Built for VMWare (Fusion / Workstation), for convenience
    - Link availability *not* guaranteed beyond April 2021!
    - Login: user
    - Password: tartans
    - Pre-installed with toolchains, sources

#### Demo, then Q&A

• Get in touch (on FreeNode IRC): #litex

• Thank you!

**Carnegie Mellon University** Software Engineering Institute