Rate-Harmonized Scheduling for Saving Energy

Anthony Rowe  Karthik Lakshmanan  Haifeng Zhu†  Ragunathan (Raj) Rajkumar
Dept. of Electrical & Computer Engineering
Carnegie Mellon University, U.S.A.
{agr, klakshma, haifengz, raj}@ece.cmu.edu

Abstract—Energy consumption continues to be a major concern in multiple application domains including power-hungry data centers, portable and wearable devices, mobile communication devices and wireless sensor networks. While energy-constrained, many such applications must meet timing and QoS constraints for sensing, actuation or multimedia data processing. Many modern power-aware processors and microcontrollers have built-in support for active, idle and sleep operating modes. In sleep mode, substantially more energy savings can be obtained but it requires a significant amount of time to switch into and out of that mode. Hence, a significant amount of energy is lost due to idle gaps between executing tasks that are shorter than the required time for the processor to enter the sleep mode. We present a technique called Rate-Harmonized Scheduling that naturally clusters task execution such that processor idle times are lumped together. We next introduce the Energy-Saving Rate-Harmonized Scheduler which guarantees that every idle duration on the processor can be used to put the processor into sleep mode. This property can be used to even eliminate the idle power mode in processors but nevertheless it is predictable, analyzable, and saves more energy. We finally evaluate the practical benefits of Rate-Harmonized Scheduling implemented in the nano-RK real-time operating system [1] for wireless sensor networks.

I. INTRODUCTION

The functionality and continual use of increasingly popular portable, mobile and wearable communication devices are often significantly constrained by the limits of their energy sources. Extending battery lifetime is a major challenge in wireless sensor networks. At the other end of the size scale, the energy demands of running and cooling data centers are making them very expensive. Hence, the need to extract energy savings continues to garner attention among multiple communities.

We propose, analyze and demonstrate the benefits of some simple and practical yet effective algorithms for saving energy. These schemes can be readily implemented in reservation-based real-time operating systems (such as Linux/RK [2] and nano-RK [1]), where the processing, bandwidth and timing constraints of tasks are known a priori.

Most modern micro-controllers have built-in support for various energy saving modes. Typically, there is a longer transition time associated with moving to lower energy states due to the overhead required for the main oscillator to startup and stabilize. On FireFly sensor nodes [3] using the Atmel ATmega1281 processor, the transition from an active energy state to an idle energy state takes on the order of a few micro-seconds since the main system clock remains active. However, the round-trip transition from idle to deep-sleep takes on the order of 10-15ms. If the gap between two tasks is less than this period, the processor is only able to transition to the idle energy state even though there is no useful work to be done. In fact, we have observed that a significant percentage of time is spent in idle mode due to the accumulation of small gaps between tasks.

We introduce a family of rate-harmonized schedulers (RHS) that clusters the execution of tasks so that idle durations can be lumped together enabling transitions to the sleep mode. One such rate-harmonized scheduling technique called Energy-Saving RHS adds a virtual sleep task in a manner that allows every inactive period of execution to be used as sleep time in the system. This scheme yields many major benefits:

- A processor using energy-saving RHS can transition any and every idle duration on the processor into the sleep mode. The idle slots in the schedule can also be due to a task executing less than its worst-case execution time. Energy saving is thus maximal. The only requirement is that the taskset be feasible under energy-saving RHS, and exact conditions for feasibility are provided.
- Thanks to the maximal energy savings obtained, there is no longer a need to manage more than two CPU energy states. The processor is either in the sleep state or the active state. This simplifies both the scheduler and potentially the hardware design of the processor.
- The worst-case energy consumption using energy-saving rate-harmonized scheduling can be predicted, analyzed and optimized. The benefits of analyzability are likely to manifest themselves over time in myriad and surprising ways.

Rate-harmonized schedulers have the interesting property of clustering task execution together. Though beyond the scope of this work, this batching property can be useful in other scenarios. For example in a situation where mul-
tiple tasks access a shared resource that has a significant setup cost, it would be ideal to avoid repeated initializations. In this paper, the shared resource we focus on is the CPU and the penalty that we minimize is the energy lost in the setup time required for the CPU to transition from the deep sleep to the idle energy state.

A. Organization of Paper

The rest of this paper is organized as follows. Section II discusses related work. Section III introduces Rate-Harmonizing Schedulers providing schedulability conditions and runtime properties. Section IV describes the FireFly sensor network hardware, the Nano-RK operating system along with a performance evaluation of our energy schemes. Section V provides concluding remarks.

II. RELATED WORK

Many current sensor networking systems are designed using non-preemptive operating systems in order to save on memory [4], [5]. These systems are event-triggered and typically provide energy savings by executing tasks as quickly as possible and then returning to sleep. Without deadline information, it is difficult to cluster events in order to further save energy. Due to the increasing complexity of sensor networking tasks and the scaling of technology, multiple preemptive operating systems capable of running on micro-controllers are now publicly available [6], [7], [11]. These operating systems mention use of apriori task knowledge for energy savings, but do not provide schemes with additional benefits beyond standard priority-based scheduling.

For time-sensitive applications, we use priority-based preemptive scheduling to implement the rate-monotonic paradigm [5] of real-time scheduling. Given a periodic sensor task set with timing deadlines and a priority set inversely proportional to the period of the task, one can prove timing guarantees are honored. We extend upon this paradigm through the use of phase adjustment at the cost of additional setup cost, it would be ideal to avoid repeated initializations. However, when used with basic rate-harmonized scheduling, the technique exhibits an additional set of very attractive properties from an energy-saving perspective.

The techniques of dynamic voltage scaling (DVS) and dynamic frequency scaling (DFS) have been the focus of much research in recent years with the objective of reducing energy consumption. This is due to the fact that the dynamic power consumption of CMOS circuits [11], [12] is given by 

\[ P = aC_LV_{DD}^2, \]

where \( P \) is the power, \( a \) is the average activity factor, \( C_L \) is the average load capacitance, \( V_{DD} \) is the supply voltage and \( f \) is the operating frequency. Since the power has a quadratic dependency on the supply voltage, scaling the voltage down is an effective way to minimize energy consumption. However, lowering the supply voltage can also adversely affect the system performance due to increasing delay. Many lower cost microcontrollers do not have DVS/DFS capabilities. Our approach works even in systems without support for DVS and DFS. Nevertheless, integrating DVS/DFS techniques into our framework will be an interesting area of future work.

III. RATE-HARMONIZED SCHEDULING AND MAXIMAL ENERGY SAVING

Most modern processors have built-in support for multiple modes of operation with each mode consuming a different amount of energy. The processor also needs more or less time to switch into and out of different power-saving modes. The lower the power consumption, the longer is the time required to switch into and out of that mode. For example, a “power-aware” processor normally has

- an active mode, wherein the processor consumes the most amount of energy \( E_{active} \) but it can execute tasks waiting to be processed,
- an idle (or nap) mode, where it consumes less energy \( E_{idle} \) than the active mode, but no processing can take place and a small amount of time \( ST_{idle} \) must be spent to switch into and out of this mode, and
- a deep sleep (or sleep) mode, where it consumes the least amount of energy \( E_{sleep} \), but no processing can take place and a sizeable amount of time \( ST_{sleep} \) must be spent to switch into and out of the mode. This typically involves spinning down the main oscillator which takes a significant amount of time to stabilize upon reactivation.

\[ ST \] stands for switching time.
appropriately structured, provide significant insight into significant time intervals when the processor is not doing violating the timing constraints of the real-time taskset. In constraints of application tasks.

be obtained without compromising the timeliness and QoS to arrive in the near future. Thereby, energy savings can sleep mode of operation, whenever jobs are not expected knowledge to switch the processor into low-power deep-

(e.g. Linux/RK [2] and Nano-RK [1]) can exploit this the future arrival times of jobs for the processor. Real-

is often tempting to switch the processor into the sleep mode. However, the processor cannot go to sleep if a job is not in active mode can be spent in deep-sleep mode.

Fortunately, the periodic nature of real-time tasks, when appropriately structured, provide significant insight into the future arrival times of jobs for the processor. Real-time operating systems using a reservation-based approach (e.g. Linux/RK [2] and Nano-RK [1]) can exploit this knowledge to switch the processor into low-power deep-sleep mode of operation, whenever jobs are not expected to arrive in the near future. Thereby, energy savings can be obtained without compromising the timeliness and QoS constraints of application tasks.

We now introduce a novel but simple, practical and effective new technique that maximizes the percentage of time a processor spends in the deep-sleep mode without violating the timing constraints of the real-time taskset. In fact, using our technique, every time-unit that the processor is not in active mode can be spent in deep-sleep mode. Hence, the idle-mode of processors can even be potentially eliminated yielding hardware savings along with enhanced energy savings!

Normally, $E_{\text{active}} > E_{\text{idle}} >> E_{\text{sleep}}$, and $ST_{\text{idle}} << ST_{\text{sleep}}$.

When the processor has no ready tasks to execute, it is often tempting to switch the processor into the sleep mode. However, the processor cannot go to sleep if a job can arrive within $ST_{\text{sleep}}$ units of time. This can result in significant time intervals when the processor is not doing any useful work but is yet not in the deep-sleep mode.

Fortunately, the periodic nature of real-time tasks, when appropriately structured, provide significant insight into the future arrival times of jobs for the processor. Real-time operating systems using a reservation-based approach (e.g. Linux/RK [2] and Nano-RK [1]) can exploit this knowledge to switch the processor into low-power deep-sleep mode of operation, whenever jobs are not expected to arrive in the near future. Thereby, energy savings can be obtained without compromising the timeliness and QoS constraints of application tasks.

We now introduce a novel but simple, practical and effective new technique that maximizes the percentage of time a processor spends in the deep-sleep mode without violating the timing constraints of the real-time taskset. In fact, using our technique, every time-unit that the processor is not in active mode can be spent in deep-sleep mode. Hence, the idle-mode of processors can even be potentially eliminated yielding hardware savings along with enhanced energy savings!

A. Notation and Terminology

We will consider a periodic taskset \( \{\tau_1, \tau_2, \cdots, \tau_n\} \) comprising of \( n \) periodic tasks, each with a worst-case computation time, \( C_i \), and period, \( T_i \). The taskset is ordered such that \( T_1 \leq T_2 \leq \cdots \leq T_n \). The relative deadline \( D_i \) of each task \( \tau_i \) is the same as its period \( T_i \).

Each task \( \tau_i \) also has an initial arrival time of \( \phi_i \), such that its arrival times are at \( \phi_i, \phi_i + T_i, \phi_i + 2T_i, \cdots \).

Without loss of generality, we assume that the phase of task \( \tau_1, \phi_1 = 0 \). We adopt the fixed-priority preemptive scheduling approach with task priorities assigned using the rate-monotonic policy (i.e. inversely proportional to task periods). The utilization \( U_i \) of task \( \tau_i \) is given by \( \frac{C_i}{T_i} \).

The total utilization \( U_{\text{tot}} \) of the taskset is the sum of the utilization of the tasks in the taskset.

Our proposed approach called Rate-Harmonized Scheduling allows the execution of different real-time tasks to be clustered together, thereby having the effect of lumping together idle durations in the processor schedule. While many variants of rate-harmonized scheduling are possible, we introduce only a basic version upon which our maximal energy-saving scheme can be built.

B. Basic Rate-Harmonized Scheduler

A general rate-harmonized scheduler (RHS) utilizes a set of periodic values \( \{T_{\text{H}1}, \cdots, T_{\text{H}n}\} \) where \( T_{\text{H}i} \leq T_i \), \( i = 1 \) to \( n \), and the values in \( \{T_{\text{H}1}, \cdots, T_{\text{H}n}\} \) are harmonic. These harmonic periods are referred to as the Harmonizing Base Periods, and all have the same initial phasing of \( \tau_1 = 0 \). Tasks in the given taskset \( \tau_1, \tau_2, \cdots, \tau_n \) are released according to their arrival patterns as in the classical periodic taskset model. However, each job of a task \( \tau_i \) only becomes eligible to execute at its next nearest periodic boundary of \( T_{\text{H}i} \). Specifically, the \((k+1)^{th}\) job of \( \tau_i \) arrives at time \( \phi_i + kT_i \) but becomes eligible to execute only at time \((p-1)T_{\text{H}i} < \phi_i + kT_i \land pT_{\text{H}i} \geq \phi_i + kT_i \).

In the Basic Rate-Harmonized Scheduler, \( T_{\text{H}1} = T_{\text{H}2} = \cdots = T_{\text{H}n} = T_{\text{H}}. We refer to \( T_{\text{H}} \) simply as the Harmonizing Period. Since this is a rate-harmonized scheduler, we must have \( T_{\text{H}} \leq T_i \). Figure [4] shows an example taskset being scheduled with normal rate-monotonic scheduling (RMS) and Basic RHS with \( T_{\text{H}} = 10 \) and \( ST_{\text{sleep}} = 5 \). It assumes that \( \phi_1 = \phi_2 = \cdots = \phi_n = 0 \). The arrival time of each task is indicated with an arrow above each

\footnote{Our rate-harmonized scheduling approach can be easily adapted to dynamic priority approaches such as earliest-deadline-first (EDF) scheduling, but it is beyond the scope of this paper.}
In the Basic RHS schedule, tasks that arrive before or after integral multiples of $T_H$ are not eligible to execute until the next closest boundary of $T_H$ when they are serviced based on their priority. Tasks that are not eligible are delayed until the next $T_H$ boundary.

$T_H$ is chosen so as to improve schedulability. Suppose $\Psi = \{\tau_j | T_j < 2T_1, j \neq 1\}$. If $\Psi = \emptyset$, $T_H = T_1$. Otherwise, $T_H = \frac{T_1}{2}$.

We now prove some properties of basic rate-harmonized scheduling.

**Theorem 1.** A critical instant for any task $\tau$ under basic rate-harmonized scheduling occurs when $\tau$ is requested simultaneously with requests for all higher priority tasks, and $\tau$ has to wait $T_H - \epsilon$ before it becomes eligible to execute (where $\epsilon$ is an infinitesimally small positive value).

**Proof:** Under basic rate-harmonized scheduling, all tasks become eligible to execute only at boundaries that are integral multiples of $T_H$. If $\tau$ arrives at $t$ simultaneously with all higher priority tasks $T_H - \epsilon$ time-units before the next integer boundary of $T_H$, task $\tau$ and all its higher priority tasks become eligible to execute only at $t + T_H - \epsilon$.

If any higher priority task $\tau_h$ arrived earlier than $t$, $\tau_h$ would have been eligible to execute earlier, and the response time for $\tau$ cannot become worse. If any higher priority task $\tau_h$ arrived after $t$ and at or before $t + T_H$, all of $\tau_h$’s jobs arriving later will be delayed, and the response time for $\tau$ can only become better (or stay the same). Hence, $t$ represents a critical instant for $\tau$.

**Remark:** Note that in Theorem 1, relative to the classical Liu and Layland model, the additional delay of $T_H$ encountered by a task $\tau$ is concurrent with respect to the delays encountered by all its higher priority tasks.

**Lemma 2.** The worst-case response time of $\tau_1$ under rate-harmonized scheduling is given by $C_1$.

**Proof:** The rate-harmonized scheduler requires that the phasing of the harmonizing period $T_H = 2T_H$ be the same as that of $\tau_1$, and $T_H$ is harmonic with respect to $\tau_1$. As a result, $\tau_1$ is eligible to execute as soon as it arrives. Being also the highest priority task, $\tau_1$’s worst-case response time is $C_1$.

**Lemma 3.** The maximum value of $\frac{\Delta_1}{T_H} = 0.5$ for any task $\tau_i, i \neq 1$.

**Proof:** The lemma follows from the choice of $T_H$ for the basic rate-harmonized scheduler.

**Theorem 4.** A taskset is feasible under basic rate-harmonized scheduling if $\sum_{i=1}^{n} C_i \leq \Delta$.

**Proof:** By assumption, deadline $D_i = \text{period } T_i$ for every task $\tau_i$. From Theorem 1, the additional delay of $T_H$ encountered by a task $\tau_i$ is equivalent to shortening the deadline of $\tau_i$ in the Liu and Layland model by $T_H$ (with the exception of $\tau_1$ from the proof of Lemma 2).

Hence, the ratio of the effective deadline to the period $T_i$ (denoted by $\Delta_i$ in [9]) of $\tau_i, i \neq 1$, is given by $\Delta = \frac{T_i - T_H}{T_i}$. From Lemma 2, task $\tau_1$ cannot constitute the bottleneck task. From Lemma 3, the maximum value of $\Delta$ is 0.5. The theorem follows Theorem 1 from [9].

An exact schedulability condition can also be stated using the fixed-point response time computation technique [13], [14]. To find the worst-case response time of $\tau_i$, let

$$W_0 = C_i + T_H$$

Iterate on $k$ as follows:

$$W_{k+1} = C_i + T_H + \sum_{j=1}^{k} \left\lfloor \frac{W_k}{T_j} \right\rfloor C_j$$

until $W_{k+1} = W_k$ in which case, $W_{k+1}$ is the worst-case response time of $\tau_i$. Check if $W_{k+1} \leq D_i$. If $W_{k+1} > D_i$, $\tau_i$ misses its deadline and the computation can be stopped.

**C. Energy-Saving Rate-Harmonized Scheduling**

In our previous discussion, we provided schedulability conditions for basic RHS, but we did not prove any properties on how well the scheme works to save energy. The example of Figure 1 illustrates a situation where basic RHS does, in fact, save energy since all of the idle processor time can indeed be converted into deep-sleep time. However, this does not always occur.

We now extend basic RHS to use a periodic Energy Saver task, $T_{\text{sleep}}$, that is scheduled as the highest priority task with its execution time $C_{\text{sleep}} = ST_{\text{sleep}}$, a period $T_{\text{sleep}} = T_H$, and phasing $\phi_{\text{sleep}} = \phi_1 = 0$. Whenever this task executes, the processor can go into deep-sleep mode.
D. Terminology

We shall use the following terms.

- The resource being scheduled is said to be busy when the resource is executing one or more of the tasks $\tau_i$, $i = 1$ to $n$. Correspondingly, a busy duration is defined to be a contiguous interval in the schedule when the resource is busy.

- The resource being scheduled is said to be in forced sleeping mode when the resource is executing $\tau_{\text{sleep}}$. Correspondingly, a forced sleep duration is defined to be a contiguous interval in the schedule when the resource is in forced sleep.

- A busy-sleep duration is defined to be a contiguous interval in the schedule when the resource is either busy or in forced sleep. An idle duration is defined to be a contiguous interval when the resource is neither busy nor in forced sleep.

We now present a theorem that allows the coupling of idle durations with forced sleep durations.

**Theorem 5.** When every job of every task $\tau_i$, $i = 1$ to $n$, executes for its worst-case execution time $C_i$, every idle duration in the schedule under energy-saving rate-harmonized scheduling will precede (and therefore be contiguous) with a forced sleep execution of $\tau_{\text{sleep}}$.

**Proof:** The Energy-Saver task $\tau_{\text{sleep}}$ has higher priority than every task $\tau_i$, $i = 1$ to $n$, and has an initial phasing of $\phi_{\text{sleep}} = \phi_1 = 0$. Hence, the resource will be in forced sleep when $\tau_{\text{sleep}}$ executes at intervals $[kT_{\text{sleep}}, kT_{\text{sleep}} + C_{\text{sleep}})$, $k = 0, 1, 2, \cdots$. Correspondingly, the execution of any job of any task $\tau_i$, $i = 1$ to $n$, is only during the intervals $[kT_{\text{sleep}} + C_{\text{sleep}}, (k+1)T_{\text{sleep}}]$ for $k = 0, 1, 2, \cdots$.

Consider any time instant $t$ when the resource becomes idle. That is, $t$ represents the beginning of an idle duration. Due to the execution pattern of $\tau_{\text{sleep}}$, $t$ must lie within the interval $[kT_{\text{sleep}} + C_{\text{sleep}}, (k+1)T_{\text{sleep}}]$ for some non-negative integer value of $k$. We will show that the interval $(t, (k+1)T_{\text{sleep}}]$ will be an idle duration, which in turn precedes the forced sleep execution of $\tau_{\text{sleep}}$ during $((k+1)T_{\text{sleep}}, (k+1)T_{\text{sleep}} + C_{\text{sleep}})$.

Since $T_H = T_{\text{sleep}}$, any task $\tau_i$, $i = 1$ to $n$, that arrives within the interval $[kT_{\text{sleep}}, (k+1)T_{\text{sleep}}]$ becomes eligible to execute only at $(k+1)T_{\text{sleep}}$. So, such an arrival cannot execute in our interval of interest. If task $\tau_i$, $i = 1$ to $n$, arrived at or before $kT_{\text{sleep}}$, it would have become eligible to execute at $kT_{\text{sleep}}$ or earlier. If $\tau_i$ has any execution time left at time $t$, the energy-saving rate-harmonized scheduler must schedule $\tau_i$ at time $t$. This contradicts our assumption that $t$ represents the start of an idle duration. The theorem follows.

The worst-case execution time assumption of Theorem 5 can be relaxed, and this is captured in the following corollary.

**Corollary 6.** Every idle duration in an energy-saving rate-harmonized schedule will precede (and therefore be contiguous) with a forced sleep execution of $\tau_{\text{sleep}}$.

**Proof:** The proof follows the same trajectory as the proof of Theorem 5. Suppose the start-time $t$ of any idle duration occurs between $kT_{\text{sleep}}$ and $(k+1)T_{\text{sleep}}$. All tasks that arrived at or before $kT_{\text{sleep}}$ will be eligible to execute and therefore must complete at or before $t$. All tasks that arrive after $kT_{\text{sleep}}$ will be eligible to execute only at $(k+1)T_{\text{sleep}}$. Hence, the interval $[t, (k+1)T_{\text{sleep}}]$ must be idle, and this precedes the execution of $\tau_{\text{sleep}}$ in the interval $((k+1)T_{\text{sleep}}, (k+1)T_{\text{sleep}} + C_{\text{sleep}})$. ■
Theorem 7. Every idle duration in an energy-saving rate-harmonized schedule can be used to put the resource into a deep-sleep mode without any time penalty.

Proof: From Corollary 6, all idle durations precede (and are contiguous with) a forced sleep execution of $T_{sleep}$ for a duration of $C_{sleep}$. This forced-sleep duration of $C_{sleep}$ can be extended to include the preceding contiguous idle duration. This extended deep-sleep duration is longer than $C_{sleep}$, which guarantees that there is no time penalty switching into and out of deep-sleep mode.

Given that all idle durations in the energy-saving RHS schedule can be spent in deep sleep, the deep-sleep utilization is given by:

$$U_{sleep} = 1 - \sum_{i=1}^{n} \frac{C_i}{T_i} = 1 - U_{tot}$$

In other words, the deep-sleep utilization is maximal given the taskset utilization of $U_{tot}$. The only condition that needs to be checked is whether the given taskset is feasible under Energy-Saving RHS.

Theorem 8. A periodic taskset is feasible under Energy-Saving Rate-Harmonized Scheduling if

$$\frac{C_{sleep}}{T_{sleep}} + \frac{C_i}{T_i} \leq 1$$

$$\forall i, i = 2 \to n, \frac{C_{sleep}}{T_{sleep}} + \left( \sum_{j=1}^{i} \frac{C_j}{T_j} \right) + \frac{T_{sleep}}{T_i} \leq i(2^{1/i} - 1).$$

Proof: Under energy-saving rate-harmonized scheduling, $\phi_1 = \phi_{sleep} = 0$. Also, either $T_1 = T_{sleep}$ or $T_1 = 2T_{sleep}$. Under either of these conditions, $T_{sleep}$ and $\tau_1$ form a (high-priority) taskset scheduled under rate-monotonic scheduling with harmonic periods. Hence, under RMS theory, if $\frac{C_{sleep}}{T_{sleep}} + \frac{C_i}{T_i} \leq 1$, $\tau_1$ is schedulable. The highest priority tasks $\tau_{sleep}$ and $\tau$ are harmonic and can be considered to be a single task from the perspective of $\tau_1$’s schedulability.

Next, consider an arbitrary task $\tau_i$, $i \neq 1$. Relative to rate-monotonic scheduling, an instance of $\tau_i$ encounters a maximum additional delay of $T_{H} = T_{sleep}$. Hence, the term $T_{sleep}$ can be added to its computational time of $C_i$, and RMS utilization bounds can be used for testing feasibility.

A less pessimistic schedulability test utilizes the fixed-point approach to determine the exact worst-case response time of task $\tau_i$. To find the worst-case response time of $\tau_i$, let

$$W_0 = C_i + T_{sleep}$$

Iterate on $k$ as follows:

$$W_{k+1} = C_i + T_{sleep} + \left( \sum_{j=1}^{i-1} \frac{W_k}{T_{sleep}} \right) C_j$$

until $W_{k+1} = W_k$ in which case the worst-case response time of $\tau_i$ is $W_{k+1}$. Check if $W_{k+1} \leq D_i$. If $W_{k+1} > D_i$, $\tau_i$ will miss its deadline and the computation can be stopped.

Remark: A keen reader will note that Theorems 5-8 and the schedulability conditions for energy-saving rate-harmonized scheduling do not require that $T_{H} = T_{sleep}$ be $\frac{T}{2}$ when $\{ \tau_j \mid T_j < 2T_{i}, j \neq i \} \neq \emptyset$. In fact, Lemma 3 and Theorem 4 are the only results that require this constraint. Otherwise, if other schedulability conditions are met, one can have $T_{H} = T_{sleep} = T_i$ allowing for larger values of $C_{sleep}$.

Figure 3 illustrates the schedule of a taskset where an increase in the value of $C_{sleep}$ causes the basic RHS scheme to no longer be able to use all idle slots for deep sleep. However, energy-saving rate-harmonized scheduling is able to achieve 100% deep-sleep utilization of all idle slots by delaying yet-to-start tasks into the next $T_{sleep}$ period. The addition of $T_{sleep}$ into the feasibility conditions does represent a scheduling penalty. However, for many energy-constrained systems like multi-hop sensor networks, the total utilization of the given task set is likely to be 20% or less, and any scheduling penalty only applies when task utilizations are rather high.

E. Energy-Saving RHS with Phase Exploitation

The analysis to date assumes very little about the phasings of tasks except that $\phi_1 = \phi_{sleep} = 0$. When the phasings of other tasks are unknown, worst-case assumptions need to be made. However, the admission criteria can be improved with the initial phasings for all the tasks if the given periodic taskset are known. With this knowledge, the maximum additional delay that a task $\tau_i$ encounters relative to RMS scheduling can likely be reduced further below $T_{sleep} = T_{H}$. Let the LCM of $T_{sleep}$ and $T_i$ be $\lambda_i$. The relative phasings between multiples of $T_i$ and their nearest integral multiples $T_{sleep}$ will repeat every $\lambda_i$ time-units. The maximal delay between any arrival time of $\tau_i$
and its eligibility time is given by

$$B_i = \max\{ (pT_{\text{sleep}} - (\phi_i + kT_i)) \mid ((p - 1)T_{\text{sleep}} < (\phi_i + kT_i)) \land (pT_{\text{sleep}} \geq (\phi_i + kT_i)), \ p \in \{0, 1, \ldots, \frac{\lambda}{T_{\text{sleep}}} - 1\}, k \in \{0, 1, \ldots, \frac{\lambda}{T_i} - 1\} \}. $$

This value can be used as the “blocking term” in our feasibility conditions instead of $T_H = T_{\text{sleep}}$. For example, if $T_H = 6$, $T_i = 15$ and $\phi_i = 3$, $LCM(6, 15) = 30$. The maximum delay encountered by $\tau_i$ due to rate-harmonized scheduling is then given by $\max((6 \times 1) - (3 + 15 \times 0), (6 \times 3) - (3 + 15 \times 1)) = \max(3, 0) = 3$, instead of $T_H = 6$. Hence, the feasibility condition for task $\tau_i$ can be improved by a factor of up to $\frac{6-3}{15} = 0.2$.

IV. EVALUATION

In this section, we compare the performance of rate harmonized scheduling in terms of sleep optimal efficiency and overall impact on the power consumption of a system. We describe the measured energy benefit from a currently deployed sensor networking application as part of the

Sensor Andrew project at Carnegie Mellon University.

Sensor Andrew is a multi-disciplinary campus-wide scalable sensor network that is designed to host a wide range of sensing and low-power applications. The goals of Sensor Andrew are to support ubiquitous large-scale monitoring and control of infrastructure in a way that is extensible, easy to use, and provides security while maintaining privacy. Target applications currently being developed include infrastructure monitoring, first-responder support, quality of life for the disabled, water distribution systems monitoring and optimization, building power monitoring and control, social networking, and biometric sensors for campus security. A large component to these applications is an underlying wireless sensor network comprised of the Nano-RK real-time operating system running on the FireFly sensor networking platform.

Nano-RK is a fully preemptive reservation-based real-time operating system (RTOS) with multi-hop networking support for wireless sensor networks. It includes a lightweight embedded resource kernel (RK) with rich functionality and timing support capable of running on low-power micro-controllers. Nano-RK supports fixed-priority preemptive multitasking for ensuring that task deadlines are met, along with support for CPU, network, as well as, sensor and actuator reservations. Tasks can specify their resource demands and the operating system provides timely, guaranteed and controlled access to CPU cycles and network packets. Together these resources form virtual energy reservations that allows the OS to enforce system and task level energy budgets.

In our current Sensor Andrew deployment, the FireFly nodes are battery operated and communicate over multiple hops to a powered gateway that has access to the Internet. The sensor network is primarily designed to efficiently collect sensing data, however it also provides support for various mobile device interactions. We provide a generic communication interface allowing nodes to directly query infrastructure nodes as well as send messages to and from the Internet via the gateway. Communication reservations in Nano-RK provide a mobile node communication budget preventing mobile devices from draining more than their allotted system energy.

The current individual node functionality is supported by the five tasks shown in Table 1. The highest priority task consists of a TDMA link layer with a period of 10ms. This period is designed to support each communication slot, however the system can wait multiples of these periods as specified by a communication schedule. The next set
Link Layer
Network Task
HF Sensor Sampling
Mobile Node Service
Diagnostic

This table shows the worst-case task sets currently running in Nano-RK as part of the Sensor Andrew Project. During typical execution many of these tasks are operating at multiples of the minimum periods. All execution times are in milliseconds.

<table>
<thead>
<tr>
<th>Task Description</th>
<th>C</th>
<th>T</th>
<th>U</th>
</tr>
</thead>
<tbody>
<tr>
<td>Link Layer</td>
<td>7</td>
<td>10</td>
<td>.50</td>
</tr>
<tr>
<td>Network Task</td>
<td>15</td>
<td>.06</td>
<td></td>
</tr>
<tr>
<td>HF Sensor Sampling</td>
<td>40</td>
<td>.025</td>
<td></td>
</tr>
<tr>
<td>Mobile Node Service</td>
<td>300</td>
<td>.003</td>
<td></td>
</tr>
<tr>
<td>Diagnostic</td>
<td>500</td>
<td>.002</td>
<td></td>
</tr>
</tbody>
</table>

Table I
This table shows the measured values of the different schemes given the task set in Table I. Under the highest system load we see a 16.8% savings with Energy-Saving RHS as compared with RMS.

<table>
<thead>
<tr>
<th>Scheme</th>
<th>RMS</th>
<th>RHS</th>
<th>Energy-Saving RHS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Avg. Power (mW)</td>
<td>2.38</td>
<td>2.00</td>
<td>1.98</td>
</tr>
</tbody>
</table>

Table II
This table shows how close to optimal each scheme performs with respect to converting idle processor time into sleep time with a $C_{\text{sleep}}$ value fixed at 10. Each point in the graph represents the average of 1000 simulated schedules.

![Figure 4](image)

Fig. 4. This figure shows how close to optimal each scheme performs with respect to converting idle processor time into sleep time with a $C_{\text{sleep}}$ value fixed at 10.

![Figure 5](image)

Fig. 5. This figure shows how close to optimal each scheme performs with respect to converting idle processor time into sleep time with a $C_{\text{sleep}}$ value fixed at 20.

Our experimental numbers are based on the ATMega1281 processor, however Table III shows the corresponding parameters for other processors. In all of these cases, disabling the oscillator to enter the deepest sleep mode consumes proportionally less energy than the processor’s idle mode. Even in cases where the idle energy of a processor is quite low, RHS can be used to further improve energy performance with little overhead.

<table>
<thead>
<tr>
<th>Task</th>
<th>C</th>
<th>T</th>
<th>U</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>20</td>
<td>.050</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>25</td>
<td>.040</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>26</td>
<td>.038</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>28</td>
<td>.035</td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td>32</td>
<td>.031</td>
</tr>
<tr>
<td>6</td>
<td>2</td>
<td>50</td>
<td>.04</td>
</tr>
<tr>
<td>7</td>
<td>2</td>
<td>67</td>
<td>.029</td>
</tr>
<tr>
<td>8</td>
<td>3</td>
<td>91</td>
<td>.033</td>
</tr>
<tr>
<td>9</td>
<td>9</td>
<td>100</td>
<td>.090</td>
</tr>
</tbody>
</table>

Table III
This table shows a task set that when $C_{\text{sleep}} = 10$ and $T_{\text{sleep}} = 20$, the power consumption for a FireFly node would be 9.83 mW for RMS and 6.5 mW for Energy-Saving RHS. In this example, Energy-Saving RHS consumes 33% less total energy.
CPU Utilization (C\text{sleep}=50)

Fig. 6. This figure shows how close to optimal each scheme performs with respect to converting idle processor time into sleep time with a $C_{\text{sleep}}$ value fixed at 50.

Fig. 7. This figure shows the effect of increasing the number of tasks given a fixed $C_{\text{sleep}}$ value of 15 and a fixed CPU utilization of 50%.

Fig. 8. This figure shows the CPU power consumption given the FireFly hardware parameters under the different schemes. Each point in this graph is the average of 1000 randomly generated task sets with $n$ between 5 and 15, period between 1 and 200 with a $C_{\text{sleep}}$ fixed at 15ms.

A. RHS Performance

In this section we discuss various trends apparent in Harmonized Scheduling of tasks. We performed a set of experiments based on a large number of uniformly distributed random task sets. Each task set was given a period between 1 and 200 time units and simulated over its entire hyper-period. We define the metric Sleep Utilization Optimality which is the ratio of the total actual deep sleep time to the total non-busy time in a hyper-period. A value of 1.0 indicates that all available idle time was used for deep sleep.

In our first set of experiments, we adjust the $C_{\text{sleep}}$ parameter and look at how CPU utilization affects the Sleep Utilization Optimality of the processor. During these tests, the number of tasks was randomly selected to be between 5 and 15. We see that smaller $C_{\text{sleep}}$ values tend to work reasonably well with RMS because small intervals between tasks can be converted to sleep time. If $C_{\text{sleep}}$ is set to 1, then all schemes would perform identically. As shown in Figure 5 and Figure 6, as the $C_{\text{sleep}}$ value increases to 20 and 50 the effectiveness of using RHS becomes more prominent. It is also clear that as the workload increases, the gain improves.

In our first set of experiments, we adjust the $C_{\text{sleep}}$ parameter and look at how CPU utilization affects the Sleep Utilization Optimality of the processor. During these tests, the number of tasks was randomly selected to be between 5 and 15. We see that smaller $C_{\text{sleep}}$ values tend to work reasonably well with RMS because small intervals between tasks can be converted to sleep time. If $C_{\text{sleep}}$ is set to 1, then all schemes would perform identically. As shown in Figure 5 and Figure 6, as the $C_{\text{sleep}}$ value increases to 20 and 50 the effectiveness of using RHS becomes more prominent. It is also clear that as the workload increases, the gain improves.

Figure 7 shows how the number of tasks executing in the system also has an impact on the ability for the system to sleep. In this experiment, the $C_{\text{sleep}}$ value was fixed at 15 (the real value for our system) and the workload was fixed at 50% utilization. As the number of tasks increase, RMS begins to rapidly deteriorate in performance while Energy-

**TABLE IV**

This table shows the energy and state transition times of various microcontrollers. Note, many processors have multiple operating frequencies. This table shows an estimate of a single sample operating point.

<table>
<thead>
<tr>
<th>Processor</th>
<th>Freq. (MHz)</th>
<th>Power Sleep (uW)</th>
<th>Power Idle (mW)</th>
<th>Power Active (mW)</th>
<th>Sleep to Idle (ms)</th>
<th>Idle to Active (us)</th>
</tr>
</thead>
<tbody>
<tr>
<td>ATmega1281</td>
<td>8</td>
<td>16</td>
<td>6.6</td>
<td>23</td>
<td>12</td>
<td>6</td>
</tr>
<tr>
<td>Hitachi H8</td>
<td>8</td>
<td>.05</td>
<td>60</td>
<td>90</td>
<td>100</td>
<td>8</td>
</tr>
<tr>
<td>MSP430F5418</td>
<td>8</td>
<td>.33</td>
<td>0.0085</td>
<td>4</td>
<td>10</td>
<td>5</td>
</tr>
<tr>
<td>ST Cortex M3</td>
<td>20</td>
<td>5.6</td>
<td>18.5</td>
<td>85</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>LPC2106</td>
<td>60</td>
<td>1</td>
<td>10</td>
<td>108</td>
<td>10</td>
<td>4</td>
</tr>
<tr>
<td>BF531</td>
<td>600</td>
<td>15</td>
<td>30</td>
<td>616</td>
<td>5</td>
<td>2</td>
</tr>
</tbody>
</table>

This table shows the energy and state transition times of various microcontrollers. Note, many processors have multiple operating frequencies. This table shows an estimate of a single sample operating point.
Saving RHS maintains its optimal sleep utilization. As the number of tasks increases, the number of preemptions and likely phase offsets also increases. The difference between the schemes as the number of tasks in the system increases shows that Energy-Saving RHS is highly scalable.

Figure 8 shows the overall impact of the schemes with respect to CPU power consumption. This figure characterizes the design parameters from the FireFly v2.2 hardware. The active energy of the processor is 19.8 mW, the idle energy is 6.6 mW and the sleep energy is 6.6 µW. The \( C_{\text{sleep}} \) parameter is set to 15 ms. We see that with random task sets, even at a low-load that the savings can be quite significant, up to 39%. Table III shows an example where Energy-Saving RHS saves 33% of the total power RMS would consume. As the workload increases, we do not see as much divergence of the lines as in the previous examples due to the dominating active power term as the load increases. As the active energy in the system approaches the idle energy, then RHS schemes will perform even better. This will be a natural trend in micro-controllers since the silicon process technology is improving making the clock crystal a dominating factor in power consumption. Since sleep modes typically disable the oscillator, the sleeping mode should remain significantly less than active and idle.

V. CONCLUSION

In this paper we introduce a novel but simple, practical and effective technique that maximizes the percentage of time a processor spends in deep sleep without violating the timing constraints of the given real-time task set. We introduce a class of Rate-Harmonized Schedulers that adjust phasing between periodic tasks in order to remove idle slots between active execution that are too short for the processor to make a round-trip transition from idle into deep-sleep. One particular instance of these schedulers, Energy-Efficient RHS, provably has the property that every idle time-unit not spent in active processing can be converted directly into deep-sleep time for the processor. Not only does this improve energy-efficiency, but it simplifies scheduler design and can even potentially eliminate the idle state of the processor to save on hardware complexity. We provide theoretical analysis and experimental evaluation of these schemes as applied to sensor networks where energy is highly important.

REFERENCES